Low resistivity Cu wires were developed by the combination of lessening impurities through additive-free plating and high heating rate annealing. Resistivities of Cu wires made with the new method were about 30% lower than those made by conventional plating with additives and annealing at the same temperature in H 2 . Low resistivity Cu wires were realized even at temperatures 100 K lower than conventional annealing temperatures due to substantial grain growth by the high heating rate annealing in the Cu wires made with the additive-free plating.
Introduction
In recent years, copper and an outer insulated layer with low relative permittivity have been used as interconnects with small RC delay for high performance ULSIs. However, a significant resistivity increase with the decrease of line width in very narrow Cu wires causes a large RC delay. [1] [2] [3] [4] This is becoming a critical issue and it is mainly due to the fact that electron scattering occurs both at grain boundaries and side walls. 5) Electron scattering at side walls would be determined by their areas, i.e., width and height of a trench. However, it is possible to reduce grain boundary scattering by uniform grain size coarsening of Cu wires.
Therefore, it is indispensable to develop a new process which coarsens grains in the Cu wires uniformly. It has been reported that impurities incorporated during plating concentrate on the grain boundaries of Cu wires and depress grain growth during annealing. 6, 7) These results imply that low resistivity Cu wires could be produced if high purity Cu wires can be formed. Reducing impurities by using a high purity electrolyte and anode when plating enhances grain growth and reduces resistivity. 8, 9) An additional consideration arises from the fact that additives to enhance filling capability in narrow trenches also result in the introduction of impurities into Cu wires. Hence, a further reduction of resistivity would be expected if the trenches can be filled with Cu without additives.
On the other hand, low temperature annealing of Cu wires would be expected to maintain barrier metal capability and reliability of the outer fragile insulation layers during annealing. In general, low temperature annealing results in high resistivity Cu wires because sufficient grain coarsening does not occur.
Both elastic strain and grain boundary energies were generated in Cu films on the substrate just after plating. 10) In order to release the excess stresses, grain growth occurs. For Cu films, abnormal grain growth was also observed in room temperature aging. [11] [12] [13] In the case of room temperature aging, grain growth of Cu occurs at the interface between Cu films and substrates, 12) and also occurs at both upper edges of trenches, 13) i.e., in the highly strained Cu films. Cu films do not grow when removing substrate just after Cu plating. 14) These results suggest that elastic strain energies play an important role for grain growth of Cu films in room temperature aging.
On the other hand, in the case of high temperature annealing in which thermal energies were applied to Cu films to enhance recrystallization, it was reported that grain growth occurs at the surface area with lowest strain and expands toward the interface between the Cu films and substrate.
15) It was also reported that grain boundary energy plays a more important role for the grain growth than strain energy does in the case of sub-micron thick films. 10) These results imply that grain boundary energy would be a dominant factor for high temperature annealing.
A large grain boundary energy could remain in the Cu wires when heating rate is very high and it would act as a driving force for the grain coarsening during the isothermal stage at the peak temperature. Hence, we have investigated the influence of heating rate on the grain growth and resistivity of Cu wires formed with plating with additives using IR-RTA (infrared-rapid thermal annealing). We have reported that grain sizes increased and resistivity decreased when heating rate was greater than 1.7 K/s. 16, 17) In this paper, we have investigated the resistivity of Cu wires by using a new method which combines reducing the density of impurities in Cu wires by additive-free plating using high purity plating materials (8N anode/6N electrolyte) with high heating rate (1.7 K/s), low temperature (573 K), and short time thermal annealing (10 min). These Cu wires realized about 30% lower resistivity than Cu wires made by plating with additives in the electrolyte solution and annealed at the same temperature for 30 min in H 2 . The resistivity of the new Cu wires was also 16% lower than that for Cu wires made with additives and annealed at 673 K for 30 min in H 2 .
Experimental Details
Figure 1(a) shows a schematic drawing of a trench into which a Cu wire can be buried. Trenches in a silicon dioxide layer were made using electron beam lithography and reactive ion etching. After that, Ta/TaN (7.5 nm/7.5 nm) barriers were deposited and then a 50 nm thick Cu seed layer was deposited on the barriers. The trenches were 200 nm high and 100 nm wide. The reason for using 100 nm wide trenches was that this size allowed us to clarify the resistivity difference according to process parameters, like the purity of plating materials, heating rates, and kinds of additives. 8, 18) Figure 1(b) shows a schematic drawing of the electroplating apparatus which embedded Cu into the trenches. A high purity 8 N Cu anode (nominal) and 6 N (nominal) CuSO 4 Á5H 2 O electrolyte (Cu: 40 mass/L) were used. In order to enhance filling capability of Cu into trenches without additives, electroplating using the most suitable pulse waves ( Fig. 1(c) ) was done. For electroplating with additives, a normal DC electroplating process with a current density of 5 mA/cm 2 was used ( Fig. 1(d) ). Additives, an organic accelerator, organic suppressor, and organic leveler, were added to the plating solution, while 50 ppm Cl À was added to the electrolyte in the case of additive free plating. Cu electroplating was done on the 10 mm square chip cathode set on a rotating electrode, which moves at 1000 rpm in the 0.2 dm 3 bath at 298 K. The distance between cathode and anode was set as 50 mm. The thickness of the electroplated layer was 200 nm.
In order to examine the impurity content in Cu plated films, GDMS (Glow Discharge Mass Spectroscopy) analysis 19) of thick (6 mm) Cu films on the 20 mm square substrates plated with and without additives was done. Cu films in the trenches were then annealed both by IR-RTA and conventional furnace annealing in H 2 atmosphere. The heating rate until reaching the peak temperature was set as 1.7 K/s for IR-RTA. [16] [17] [18] Annealing using IR-RTA was done in vacuum of 1:3 Â 10 À3 Pa. For H 2 annealing, the heating rate was 0.08 K/s. The Cu wire for the electrical measurement was located between the electric pads as shown in Fig. 2(a) . The SEM micrographs of the 100 nm Cu wire after CMP is shown in Fig. 2(b) for plating with additives and (c) for additive-free plating. The electrical resistances in the Cu wires were measured by the four-probe method after the CMP.
Grain sizes of Cu wires sectioned along the longitudinal direction were evaluated by TEM as shown in Fig. 3 . 20) The length of the region examined by TEM was about 2.5 mm. Figure 4 shows resistivities of Cu wires made with additive and additive-free processes as a function of annealing temperature, 573 K and 673 K, in H 2 . Resistivities of both Cu wires made by plating with additives and additive-free plating decreased on increasing annealing temperature from 573 K to 673 K. However, the resistivity of the Cu wire made by the latter process was about 10% lower at both annealing temperatures than those made with the former process. We confirmed that impurities of C, S, Cl, and Al in the Cu films formed by additive free plating were respectively reduced to 1/5, 1/10, 1/8, and 1/50 as compared to those for Cu films plated with additives. Figure 5 shows TEM micrographs of Cu wires sectioned along the longitudinal direction, i.e., current flow direction, when (a) made by plating with additives and (b) additive-free plating after annealing at 573 K for 30 min in H 2 . The grain size for the latter was more than that for the former. To obtain the grain sizes, a line was drawn around the grain boundary of each grain in the trench and the sizes of the grains were computed, assuming the grains to be circular, and finally the diameter of each grain was calculated from the circular grain area. Obtained grain sizes of Cu wires formed with the above conditions were plotted and fitted to a log normal distribution 21) as given in Fig. 6 . Median grain sizes were 76 nm for the former and 86 nm for the latter. Hence, grain size became larger with decreasing impurities in the Cu wires incorporated by additives. Figure 7 shows resistivity as a function of holding time at 573 K and 673 K for Cu wires made by plating with additives and additive-free plating. Heating rate in the RTA process was fixed as 1.7 K/s. Resistivities of Cu wires formed by plating with additives and conventional H 2 annealing at 573 K and 673 K are also shown for comparison.
Results and Discussion
Average resistivities of Cu wires annealed at 573 K for Cu wires made by plating with additives and without additives plating decreased on increasing holding time from 1 min to 10 min. The wire resistivity difference between the two processes for a holding time of 1 min was about 10%, and the difference between the two increased to about 18% when the holding time was increased from 1 min to 10 min. We noted, in particular, that the resistivity difference of 10% due to the annealing temperature difference of 100 K (573 K and 673 K for 1 min) vanished after annealing at each peak temperature for 10 min in the additive-free plating process. Furthermore, this average resistivity value of 2.39 mÁcm for Cu wires annealed at 573 K and 673 K for 10 min was found to be about 30% lower than the resistivity of 3.3 mÁcm for Cu wires made by plating with additives and annealed at 573 K, and 18% lower than the resistivity of 2.93 mÁcm for Cu wires formed by plating with additives and conventional H 2 annealing at 673 K for 30 min as shown here in Fig. 7 . plating with additives and annealing at 573 K for 1 min, (b) plating without additives and annealing at 573 K for 1 min, (c) plating with additives and annealing at 573 K for 10 min, and (d) plating without additives and annealing at 573 K for 10 min. The grain sizes clearly increased in the order of (a) < (c) < (b) < (d). Figure 9 shows the obtained grain sizes of Cu wires made under the same condition sets as for Fig. 8 . The data were fitted to a log normal distribution. 21) Median grain sizes were 82 nm for condition set (a), 94 nm for (b), 84 nm for (c), and 101 nm for (d). These results suggested that median grain size was enlarged by additive-free plating and by holding time at peak temperature during annealing using RTA. In addition, if we compared grain sizes of (b) and (d) in Fig. 9 with those ((a) and (b)) obtained in Fig. 6 at the same peak temperature (573 K), it was clear that median grain sizes of Cu wires made with high heating rate annealing using RTA were larger than those of Cu wires made with slow heating rate H 2 annealing in both plating with and without additives.
We considered the reason why large grains were obtained in the Cu wires formed with additive-free plating by high heating rate annealing using IR-RTA as follows. Grain boundary energy acts as a driving force for grain coarsening. Therefore, the driving force of grain coarsening for the IR-RTA annealing is considered to be larger than that for the H 2 annealing. In the IR-RTA annealing, the coalescence of grains at the heating stage does not occur so frequently as in the isothermal annealing stage at the peak temperature because of the high heating rate. Therefore, a large grain boundary energy remains in the Cu film and the grains coarsen rapidly by utilizing this energy in the isothermal heating stage at the peak temperature. Thus grain size increases with holding time at peak temperature. The lower the amount of impurities in the Cu wires, the easier the grain coarsening by grain boundary energy is. Based on this consideration, a grain growth model is presented in Fig. 10 .
(a) In the case of the high heating rate (1.7 K/s) process, the coalescence of grains does not occur so frequently during the heating stage. Therefore, a large grain boundary energy remains in the Cu film and the grains coarsen rapidly depending on the peak temperature and time by utilizing the grain boundary energy in the isothermal heating stage.
(b) In the low heating rate condition (conventional H 2 annealing), the coalescence of grains at the heating stage occurs more frequently than in the new process condition. The grain boundary energy is already consumed to coarsen the grains in the Cu film at the heating stage. Therefore, the remaining grains coarsen only gradually at the isothermal heating stage. Figure 11 plots resistivity against median grain sizes obtained in Figs. 4-9 . Resistivity clearly decreased linearly with increasing median grain size.
Conclusions
The above results demonstrated that we could realize low resistivity Cu wires by combining additive-free plating and low temperature rapid thermal annealing with a high heating rate of 1.7 K/s, even at a peak temperature 100 K lower than usual, by lessening impurities and utilizing grain boundary energy. This innovative method will be a powerful route toward future high performance ULSIs which require low resistivity Cu wires produced without damaging barrier metals and outer fragile insulators of low relative permittivity. 
